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This thesis describes the design and construction of a digit-
ally-controlled programmable, delay line for video signal. A survey
of possibly useful delay elements, a comparison between two typical
versions of switching and a thorough consideration of video base-
band matching for the line construction have been made, in order to
achieve a good performance in delaying video signal. The ways of
switch control for the line are discussed and a suggestion is made
for the design of echo detector. The two versions of switching of
the line are demonstrated and compared with a model of 2us total
delay composed of four sections. The same design procedure is shown
to be applicable to a line of longer delay and the difficulties
involved are discussed. The evaluation of a 6.4is delay line based
on this method shows that it is capable of giving satisfactory
performance.
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In the past decade the adaptive equalisation of waveform trans-
mission to allow overall satisfactory high-speed communication of
data and analog facsimile pictures through a time-frequency spread
medium has been becoming important. A number of adaptive. equaliser
types have been developed [1-5J and they normally involve two
aspects of operation, i.e. (1) the way in which the error signal
that actuates the adaptive mechanism is found and (2) the algorithm
which describes the way in which the error signal is minmized. In
the case of the tapped delay line equaliser, the perfect equalis-
ation cannot be achieved in general, and it gets improved with
increase in the number of delay line taps. The concept of adaptive
equalisation lies in the adjustment of the tap-points either by means
of a repetitive test signal or the received signal, so as to update
.the delay line settings.
As a first part in the study of adaptive TV echo suppresion,
this project is to build a programmable delay line which has only a
single tap (feedback mode) to replace the tapped delay line (feed-
forward mode) in the received video signal equalisation. The study-
ing area of concern is an application of the idea originated by M.
J. Di Toro [33 for the correction of time spread medium (for instance,
multipath of transmission). This equalisation concept in time-
domain synthesis is more straightforward, involves in principle
better equalisation, a delay line of much shorter delay and less
hardware as far as the tapped points are concerned than the other
equalisers. The adaptive equalisation in this case can be made
simplerwith the use of the received video sync pulses.
The concept of the adaptive TV echo suppression to be adopted
bases on several assumptions which are justifiable in practice.
They are:
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(1) TV picture is contaminated with single echo only (the case of
multiple echoes is discussed in Conclusions and Extensions)
(2) amplitude and phase distortions of signal proper and echo are
imperceptible
(7) echo has a smaller relative amplitude
(4) echo appears in the region well within half of one line of the
TV picture
(5) the receiving end is fixed and the echo may be subject to slow
variation in some frame cycles.
Such method of adaptive echo suppression is one of superposition
of signals for a linear feedback loop. The idea of single-echo
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Fig.1-1 The Block diagram for the adaptive TV echo
suppression
For single frequency consideration, the input signal proper and
its echo are represented by a normalized form as
(Eq.I-1)
where a is an attenuation factor which is always less than unity
(refer to assumption No.3), w is angular frequency and T is time
delay. The signal is modified by the factor -ae jwT each time it
passes round the loop. As a result, the summer represents an
accumulator for all such components derived from the single input
(1+ae- jwT). The output taken from this summer is given by an
infinite series which converges to unity, i.e.
input e1=1+ae -JwT
3This simple analysis for the case of single frequency can be
extended to the case of the video spectrum. In this case the input
can be written as
(Eq. 1-3)
and output e converges to
The means of adaptive echo suppression depends on the availability
of a programmable delay and controllable attenuation for the feedback
signal in the iterative loop. As long as the echo pattern remains
unchanged, the delay time "T" and attenuation factor "a" are fixed
for the loop operation. However, they have to change to the desired
values in a short period when the echo pattern varies suddenly.
Discussion of the sampled-data method for the TV echo suppression
Adaptive echo suppression system can also employ samrled-data
method. The application of pulse amplitude modulation PAM which
is actually similar to the analog method in nature entails greater
complexity to the echo suppression system by requiring additional
sampling procedure and low-pass filtering with a sharp cut-off
wideband filter to avoid intersymbol interference. Neither PDM nor
PPM is better than analog method as far as both circuitry and
performance are concerned. But in the case of low power transmission
pulse-code-modulation is more suitable, provided the transmitted
power is above threshold level. Agrawal and O'neal (1973) [6] had
investigated a form of PCM systems to encode monochrome TV picture
by using an 8-bit PCM A/D converter. The system showed that
production of higher picture quality faced with a tradeoff between
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quantizingnoise and bandwidth. I n the case of applying PCM to
colour TV echo suppression, many difficultiesarise . T he iterative
operationsof the delay loop as in the analog method to form a series
of delay signal componentsare carried out in forms of binary codes
whose delay is performedby a shift register .
T he difficultiesof using PCM method for colour TV echo supp -
ression can be summarizedas follows :
( 1 ) there is a compromisebetweena faster samplingrate ( suff -
iciently greater than N yquist rate ) to spare a guard band for
the reconstructionfilter , and a sharp cutoff low - pass filter
to avoid intersymbol interference .
( 2 ) a fast samplingswitch ( mostly of bipolar type ) requires
compensatingetwork for the limitation of its poor isolation .
( 3 ) the digital circuitry used to perform on the PCM signal
necessarily utilizes emitter coupled logic family , which
involves more complicated circuitry and transmission means .
( 4 ) it is quite difficult to design the control logic to perform
iterative delay operation using a shift register as a delay
line .
( 5 ) to improve detection probabilityencoder and decoder must be
allowed much longer delay time and precision timing signal
control which add complexityto the system .
C omparedto that for analog method , a PCM system is an extremely
costly from a hardwarepoint of view . H ence this project is to
employ analog approach .
52. THE SCOPE OF THE PROJECT
The system for the adaptive TV echo suppression in an analog
method can be divided into four units, namely:
(1) a delay system which includes a digitally-controlled program-
mable delay line and a signal-echo time-separation detector
(Blocks A & A')
(2) an attenuation unit which includes a detector for the echo
relative amplitude and a corresponding scaling attenuator
(Blocks B'& B)
(3) a summing circuit (Block C) for incoming video signal (signal
with echo) and those signals derived from the feedback loop
(4) a data transfer control (Block D) for the delay line and
amplitude scaling attenuator.
A schematic block diagram for the whole system of TV echo


















ircoming information into switcft
CoMtrol (in analog or digital form)
Block A is called the digitally-controlled programmable delay line
Fig.2-1 Schematic diagram of the adaptive TV echo suppression
6The simplified operations of the whole system of the TV echo
suppression can be described in this way. When an echo pattern of
the TV picture appears, both the detectors A' and B' shown in Fig.
2-1 will interpret the echo information into the signal-echo
separating time and the echo relative amplitude respectively. In
a suitable scanning period of the TV picture, these two data are
transferred to the digitally-controlled programmable delay line
(Block A) and the scaling attenuator (Block B) respectively. As
a result of the iterative operation in the summer feedback loop,
the echo is suppressed in the summer output. If the echo pattern
varies, the same process repeats automatically.
The scope of this project is to design and to construct a
model of the digitally-controlled programmable delay line (as shown
in the Block A in Fig.2-1) to be controlled by an incoming inform-
ation from the signal-echo time-separation detector. This involes
the selection of a suitable delay element, the design of the
necessary compensations and the switching considerations for the
whole delay line.
73. THE SELECTION OF DELAY ELEMENTS
The criteria of the digitally-controlled programmable delay line
must be understood before its design can be established. It is
resonable to assume that the signal-echo time-separation is usually
less than one tenth of a line period of a TV picture, i.e. 6.4)ls.
One method of preparing such an incremental delay requires a series
combination of six delay modules 0.1us, 0.2us, 0.4us, 0.8is, 1.6is,
and 3.23s in a binary sequence of delay values. Obviously the two
major criteria of the programmable delay line should be 6MHz band-
width and 6.4us total delay.
A programmable delay line can be built with some kinds of delay
elements, e.g. ultrasonic type, bucket-brigade device or filter
type of delay network. Under the criteria of sufficient delay (6.4
us)and wide bandwidth (6MHz) for video signal, the relevant features
of some important delay elements are discussed and compared in the
following, and an evaluation of them will finally settle the select-
ion of the most useful one.
(1) Ultrasonic line [7-11]- in which use is made of the slow speed
of sound through a liquid or solid medium, e.g. Nickel wire
and block glass, through which the electrical energy is first
converted into mechanical form and then propagated as a stress
wave. The mechanical energy is reconverted to electrical
energy at the receiving end of the delay medium. The advantage
over the other types of delay elements is that it is capable of
much longer delay time ( 0.1 inch per ps in glass line).
In the wire type the magnet-strictive phenomenon accompanies the
common features of large attenuation, dispersion in the medium
and extremely low efficiency of coupling at the transducers. Att-
enuation in the delay wire is usually much smaller than the losses
in the transducers, about 3-6dB per ms of delay wire, but the total
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loss is 40-50 dB in the transmitting and receiving transducers.
besides the operating bandwidth can barely cover video signal.
The working band of glass delay line ranges from 2.5PMMHz to 30MKz
and higher, hence it cannot be applied to the video base band (DC-
6MHz), unless video signal is frequency-translated. Although glass
line is capable of providing multiple transmission paths to give a
much long delay time (60-200 us in convenient size) the extremely
low coupling efficiency of the transducers and the special design of
geometric shape require complex transducers for signal detection
and skilful glass work.
(2) Bucket-brigade delay line [12-16]
The bucket-brigade concepts offer a means of implementing a
clock-controlled analogue delay line in monolithic form. The
circuit, operation in a sampled-data mode, combines the cont-
inuous amplitude characteristics of an analogue device with
the controllability and flexibility of a digital circuit. For
a given length of bucket-brigade delay line, a lower limit on
the clock frequency is imposed by junction leakage currents
within the brigade. An upper limit on signal frequency, or
bandwidth, is imposed by the speed and transfer efficiency of
the active devices. For applications where a large time-delay-
bandwidth product is required, the bandlimiting effect of
cascading a large number of stages in series is a great problem.
Sangster, Tompsett, Butler and Barron etc. had attempted
to use bucket-brigade to delay video signal, but the operating
bandwidth had been found limited by their devices (within 3.5
MHz bandwidth for the bipolar brigade for 10 ps delay, but
having poor low frequency response), resulting in poor picture
quality. Butler, Barron and Puckette [16] had found that in
the cases of JFET/MESFET, MOSFET and bipolar devices the bandwidth
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increased with clock frequency up to a certain point (about
114Hz clock rate) beyond which it was much deviated from the
Nyquist bandwidth. These bandwidth limitations could be expl-
ained by incomplete charge transfer of the devices. From the
experimental results, the important features of bipolar, NOSFET
and JFET/MESFET devices are summarized in the following items:
(i) Bipolar- very well at high frequencies e.g. up to 15 MHz
in a TV application 3.5 MHz bandwidth with 10 is
delay had been achieved
poor low frequency response due to relatively




(ii) MOSFET low data rate, hence limited bandwidth due to the
least charge transfer efficiency
no attenuation even after hundreds of stages
large gating voltages.
iii) JFET/MESFET- (combine advantages of the bipolar and P•1OSFET
versions)
good low and high frequency perf-ormance (data





low-clocking-voltage (e.g. at 10 MHz rate
with 2-V clock voltage) hence compatible with
TTL.
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C3) Filter type of delay network [17-21]
Of this type, the conventional continuous (distributed)
line can achieve a delay of 1 or 2 ps with a length of several
inches, but the bandwidth is limited to 3 111z. Nahoki Onada
(Japan) [17] had attempted to make this kind of line more com-
pact but the higher delay per unit length achieved in his work
still resulted in serious amplitude and phase distortion at
the high frequency portion of the video band. In fact the-
amplitude distortion was caused mainly by resistive loss and
dielectric losses, while the phase distortion was due to mag-
netic coupling which increased with frequency. Coaxial delay
cable is also able to achieve a few is delay for video signal
but its inconvenient length makes the modular size too bulky
to be useful in this project.
However the use of lumped constant low-pass filters in
series can produce a longer delay but with a shorter length
for the video signal. The advantage of the m-derived filter
section over the constant-k low-pass filter lies in the fact
that it enables a larger portion of the passband to be used.
The m-derived method can be further extended to utilize an
even wider portion of the pass-band, resulting in a longer
time delay with the same number of m-derived sections. N,r
delay sections or complex conjugate m-derived sections can
produce a high-grade video delay lines covering 10 MHz in a
smaller number of sections. L.E.Weaver (1973) 0211 prepared
three I jis delay lines built with each of the three types of
sections their performance was very satisfactory. The design
of such video delay lines is discussed in details in Reference
[21]
Evaluation of the delay elements
From the above survey of the possibly useful delay elements
the m-derived family delay networks were found the most promising
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as long as the time-delay-bandwidth requirements were concerned.
Because the design of the project is expected to be made as simple
as possible, the use of glass line is impractical in this case
owing to the difficulties of signal detection which involves complex
transducers and delicate glass work. At this moment the bandlimit=-
ing effect of bucket-brigade delay line cannot be alleviated to cope
with video signal (DC-6 MHz) as far as long delay of some jis is
concerned. As some commercial products of the m-derived family
type are recently available, the promising features of such element
can be justified by performing some experiments. According to the
performed tests which are to be described later in this thesis, the
delay modules provided by Matthey Company were proven to be most
suitable for this project.
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4.OUTLINE OF THE DIGITALLY--CONTROLLED PROGRAMIM ABLE DELAY LINE
4-1 The functional units of the line
Shown in Fig.4-1 is a block diagram of the line which consists
of five functional units, namely:












Fig.4-1 The functional units of the digitally-controlled
programmable delay line
Ideally the delay networks should have zero insertion loss when
correctly terminates, but in practice this is never the case, because
of the dissipation in the inductors and capacitors involved. To
compensate for the amplitude attenuation and also to provide isolat-
ion to the delay networks from the preceding connection at the input,
a buffer amplifier is necessary in front of the delay networks. The
required delay value is set by the switches which are in turn actuat-
ed by the switch control. The signal-echo time-separation detector
which is not shown in Fig.4-1 sends in delay information to the
switch control. The output stage not only acts as a buffer but also
gives constant output impedance to the succeeding circuits.
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General layout of the delay line
To meet the requirment of being programmable, the delay line is
divided into separate sections as shown in Fig.4-2 and each section
consists of a delay network. For a total delay of 6.4ps six sections
are needed and the delay networks are distributed in the sections in
such a manner that their delay values are in the order of o.1is,
o.2us, o.4ps, o.8ps, 1.6is and 3.23is. Each delay section is equip-
ped with a switch and the engagement of the six sections is accomp-
lished by the digital outputs of the switch control unit.
InpMt Input Delay Delcuj Dekty outputOutput,
Buder section. 1 sectcow Secbon Stage1 2 6 i
Switck SwiLCk,JwLtc,
Del
IMfOfm0.tIW Switck Control U nit
Fig.1+-2 Division of the delay line into 6 sections
From the experiments which had been done (to be described later
in this thesis) for the evaluation of the Matthey video delay modul-
es, the satisfactory results showed that the modules were useful to
build the intended delay line. Two limitations were observed impos-
ed on the modules. The larger the number of the modules were connec-
ted, the signal performance got worse. In addition to prevent res-
ponse degradation of the modules it was necessary to use buffer
amplifiers between sections to enable the modules to operate between
a resistive source and resistive load (for details refer to The
Line Construction).
Fig.4-3 shows the schematic diagram of a section, which is com-
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posed of two paths, namely: bypath and delay-path. For each section
the input is headed by a single buffer (in dotted line) and ended
with a switch. When a section is engaged, it means that the incom-
ing signal will go through the delay module otherwise the signal
will propagate in the bypath. The engagement operation is directed
by the switch at the output under the order of the switch control
unit. Because of the undesired change of transfer impedance of the
whole secticnin the engagement and disengagement alternation, the
signal performance would be deteriorated unless the paths are isol-
ated from each other by two separate buffers (in solid line). The
presence of the attenuators serve two purposes. Firstly they can
make the magnitudes of both input and output signals equal also
they can reduce the possible mismatch between the delay module and
the switch loading.
Bypatk







Fig.4-3 Schematic diagram of one delay section
4-2 The delay elements
As the function of the digitally-controlled programmable delay
line is to delay video signal, delay elements become the chief
constituent of the line. Some important delay elements have been
surveyed at the beginning of the project and their major features
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are summarized in Table 4-4 which indicates that the m-derived
family delay network mostly satisfies the bandwidth-delay criterion
of the programmable delay line. In order to evaluate the usefulness
of this kind of delay network for building the required delay lines,
some commercial delay modules of this type were chosen for investig-
ation.
Table 4-4 Summary of the important features of the delay elements
**Type of Ultrsonic Bucket-briCade Filter typedelay elementn
wire type glass Conventional m-derivedtype
continuousCompari family
lineitem
very long very shortTime delay
(depending on rnediu:ability nediume.g. loops
bandwidth)
within 3.5Fi}Iz forOperation riot suitable for below 10MHzbipolar case,bandwidth video baseband for 1 or 2us for a few uspoor low frequency
response
much longer delay suitable forI Advantages suitable formonolithic formthan the other videc signal video signaltypez3 for short for a few ps
delay below delay
us
extremely low insufficient band- delay timedelay timetransducer coupling width for colourDisadvantages short aboutnot longefficiency video signal
some uzenoughtemperature. (present state of high precis-dependent ioncompon- art)
ents required
refer to the survey of delay elevens in section 3
'refer to the comparison of the three types of devices
Methods of test for the evaluation of m-derived family delay network
The experiments on the delay network of m-derived family aim at
testing time delay, amplitude-frequency response and characteristic
impedance of a commercial delay module of such type and finding the
limitations of producing a longer delay from such modules for
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building the required delay line . Before performing the experiments,
it requires knowing the test methods for the delay elements .
Time delay of the module can be measuredby applying either
pulse or single frequencyover the video band . In the case of
using pulse , rise time , fall time and width of the applied pulse
have to be adjusted to cope with the operatingbandwidthof the
delay network under test . The group delay of the delay module is
measured by the separation between the input and the delayed
output across the 50 % levels . In single - frequencytest , the
delay is measuredat the zero - crossing of the testing oscillos -
cope . For measuringthe amplitude- frequencyresponse of a
module , sweep method or single - frequencymethod over the video
spectrumcan be used . In doing the experimentson the delay ele -
ments , some attentionshave to be given to :
( 1 ) The delay network must be matchedproperlyat its input and
output with the same impedance as its characteristicimpedence
e . g . the signal source output impedanceshould be matchedto
the network.
( 2 ) The matchingnetworksfor the delay modules and the testing
equipment must have sufficient frequency response over video
band . Also the loading effect due to the equipmentor long
connectingleads have to be minimized. For instance , the
testing oscilloscope should include the following features :
( i ) capable of displayingboth the input and output signals
simultaneously( double beams )
( ii ) capableof measuringtime delay in the unit of nano -
seconds( in choppingmode )
( iii ) wide frequencyresponseover 101 • sriz
( iv ) high input impedancefor minimizingloading effect
( 10 : 1 probe)
( v ) able to operatein an externalsweep mode ( for sweep
method) .
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A measurment configuration for the delay module is shown in
Fig.4-5. The matching pads are necessary to ensure that the net-
work under test is terminated correctly, and to minimize the effect
of the reactances of the generator, the oscilloscope and the leads













Fig.4-5 A basic measurement configuration for delay Line
In case time delay is measured, the source is a pulse generator.
For sweep method, the source is a sweep generator.
Apart from the above methods of measurement, there are some
other methods which use standard television test waveforms [22]
Experiments on the Matthey commercial video relay nodules
Matthey company offers a variety of video delay modules
covering 10MHz of different delay values, e.g. 50ns, 100ns,
200ns, 400ns, 500ns and 1000ns. The following tests consist of
two parts (A) tests on a sample module and (B) tests on the limit-
ations of the modules to build a simple delay line.
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(A) Tests on a sample module M200/47033 (100ns nominal delay)
For the measurements of time delay and amplitude-frequency
response of the module, the test condiguration was established as
shown in Fig.k-6. The module (given an 75fLcharacteristic im-
pedance) under test was terminated with an 75 Sl.± 5% carbon film
resistor. An 5051 -75SZ impedance converter was needed to match
the signal generator of 50.52 to the module input.
RS-.k,oSL
To Scope
DeiaySo.n.-7sQSignal 1 o M-0-RLY,nl VoktSource converter module
= 7s.n.Zo= 75SL
Fig.4-6 Test configuration for the delay module
For understanding the effect of some mismatch at the module
input, the impedance converter was then deliberately removed
to observe the degraded performance. The experimental results
plotted in Fig.4-$)showed that the envelope of the video spect-
rum (DC -6MHz) was quite flat with an insertion loss of about
0.3 dB ripple figure up to 8MHz, whereas the module specification
stated that the ripple figure had a limit of 0.4dB up to 8MHz.
In Fig.4-8(b)the time delay measurement showed that the module had
2% delay error ascribed to the nominal delay, in comparison the
specified data allowed an± 5% delay tolerance. But in the test
configuration with correct input matching, the experimental results
were better and had only 0.26dB ripple figure up to 8MHz and 1.8%
delay error.
Another measurement using a RF vector impedance meter (0.5-
108MHz) was set up as shown in Fig.4-9. The results plotted in
Fig.4-10 indicated that characteristic impedance was typically
75 ohms with an 8% variation up to 10MHz and the module was less













Fig.4-7 Test circuit for measuring insertion loss
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(B) Tests on the limitations of the modules to build a simple
delay line
The ultimate purpose of the evaluation of these modules are
to build a programmable delay line of 6.4us total delay, which
requires a number of the modules connected in some means, and the
simplest way of selecting a certain delay from the array of modules
is to cascade them in tandem and then to replace the unnecessary
modules by short connecting wires. Two tests were performed (i)
to observe degraded amplitude-frequency performance of a number
of modules connected in tandem, and (ii) to investigate the
possible improvement on the performance of a simple delay line.
The details are described as follows:
(i) The test configurations in Fig.4-11 showed two combinations of
delay modules which were directly cascaded and terminated
finally with an 75 resistor. The sweep generator of 50 im-
pedance sweeping over 1-8MHz was matched to the input of the
string of modules with an 50 -75 impedance pad. The wave-
forms detected from the outputs of these two configurations
indicated that the larger the number of delay modules were
to be connected, the greater was the ripple on the video sp-
ectrum envelope.
(ii) The configuration in Fig.4-11(b) was modified as shown in
Fig.4-12 by inserting buffer amplifiers (refer to section
4-5) among the modules to build a simple programmable delay
line of three sections. The presence of buffer amplifiers
could reduce the mismatch of the modules caused by the add-
itional leads which were used to replace the unused sections
(for selecting delay value), hence the envelope outlooks of
the output in Fig.4-12 (by sweep method) were found better
than those obtained from Fig.4-11(b) when the points X, Y, Z
and W were shorted by leads in an appropriate sequence.
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(a) 4 delay modules in tandem
(b) 6 delay modules in tandem
Fig.4-11 Tests for the effect of an increaes in the number of the
delay modules connected in tandem
Fig.4-12 Configuration of a simple delay line built with the delay
modules
( The magnitudes of the input and output were not made equal because
the purpose of these tests was only to observe the waveforms of the
frequency spectrum envelope (0.5-8MHz) by sweep method)
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4-3 The switches
Switching performance of the line
It is expected that the delay value of the line is capable of
adapting to the variation of echo pattern. The engagement of those
delay sections of the line to get the desired delay is performed
by some kind of switches which are to be allocated to each section.
When a section is engaged, its switch will steer the incoming signal
through the delay path otherwise the switch will let the input
signal propagate in the bypath.
In general, the switching properties of the line should incor-
porate the following criteria for ensuring a good performance in
handling video signal, namely:
(1) the switch used does not cause perceptible video signal dis-
tortion
(2) the switching operation should be reliable and have a fast res-
ponse (including the considerations of switching transition
or switching rate and the triggering period for switching the
delay line as long as the picture scanning is concerned)
(3) the switching operation should be simple and easily controllable
by the digital signal from the switch control unit without
additional interface.
The switching properties of the line wholy depends on the
characteristics of the switches to be used. To select a useful
type of switches for the line, the possibly useful kinds are to
be examined in the following according to the above criteria of
signal performance, switching properties and interface aspect.
24
Selection of switches
In selecting switches the investigation of signal performance
is usually the first testing item. obviously those with minimum
phase distortion and good amplitude-frequency response are to be
chosen. The second consideration should be concentrated on the
operation reliability and switching speed of the switches. Switch
reliability is characterized by the switching effects such as
transients, bounce and the contact mechanism (break-before-or after-
make). Because the switching transition of the line is directly
related to the switch switching rate, generally speaking,a faster
rate is preferable so as to avoid visible transition of video
signal on TV display. But in practice, switching rate is not of
vital important in the study of TV echo suppression under the
assumptions of slow variation of echo pattern and inactive visual
response of TV watchers. The rate can range from some hundred
hertz to some magahertz as long as the delay line can switch over
in a suitable time of the video sync pulses (refer to conclusions
and Extensions). Naturally the switching operation should be
simple and compatible with the digital-signalling without add-
itional driving circuits. From a circuit point of view, the
digital control circuit of the signal-echo time-separation
detector is built up with medium speed transistor-transistor logic
family whose normal upper clock frequency is about 30MHz which is
more than sufficient for delay line switching. Therefore the
switches of the line should be compatible with the 5V common logic.
Also to make the line design simple, single pole, double-throw
(SPDT) switch is preferred for connecting the bypath and delay-
path of each delay section.
Switches can be classified into two main categories:
(1) Electromechanical type-reed relay
(2) Solid state type
(a) Bipolar transistor switch
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(b) Field-effect-transistor FET switch
(i) Junction FET switch
(ii) MOSFET switch
(iii) COMSFET switch
As a comparison between reed relay and solid state relay, a com-
prehensive table is listed below:















where grado "1"is detter grade "2"
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4-3-1 Reed relay
Compared with solid-state relays, reeds offer the following
major advantages
(1) Extremely low resistance with contacts closed, about 0.1ohm
(2) Insulation resistance with switch open over 10 15 ohms and
input capacitance as low as 1PF good isolation between
the input and outputs (of the coil and the contacts)
(3) Wide choice of multiple-contact arrangements
(4) Greater tolerance of temporary overloads
(5) Operation in a greater temperature range.
The disadvantages are:
(1) Sticky, welding and erosion of contacts
(2) Very susceptible to vibrations at their resonant frequencies
because of their high mechanical "Q"
(3) Slow response and bounce problem- the typical actuating
time of a reed with a common solenoid is approximately
200}is, required for the reed contacts to close for the
first time followed by a bounce time whose duration depends
on the solenoid operating current
(A) Reed life shortened by reactive load- stray capacitance
across the switch and inductive load can produce large surge
current at the instant of closure the energy is sufficient
to melt the contact material at the points of switch contact.
Experiments on a typical sample of reed relay
(A) To obtain a deeper understanding of the reed characteristics,
a common type was chosen for the justification of the criteria
for a good switching control. The reeds of Astralux GB831A-4
were examined below (the specifications in Appendix A). The
test items were divided into two parts to investigate the signal
performance and switching properties.
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Shown in Fig.k-15 is a test circuit for signal performance of
the reeds. The signal generator covered a bandwidth from 10Hz to
10MHz. An 75 20dB attenuator was placed after the souk e to reduce
reflected wave from the 75 resistive load which was meant to
replace the delay module characteristic impedance. The reed solenoid










Fig.4-15 Test circuit for signal performance of reed GB831A -4
The experimental results showed that the reeds had an insertion
loss of -0.11dB over 8MHz and an excess delay within 0.5ns over
10MHz.
(B) The switching characteristics of reeds include actuating or res-
ponse time tON, release time tOFF' operate time t0 and bounce
time tB. The typical response of reed relays is shown in
Fig.4-16. When tON is greater than tOFF' it implies that the







Fig.k-16 Typical response of reed relays
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T o investigatethe switching response of a SPDT switch formed
by two of the reed GB 8 3 1 A - 4 ( singlecontacttype ) connectedin
parallel, a test set - up was establishedas shownin F ig . 4 - 1 7
T he pulse string from a pulse generatorwith adjustablerise - and
fall - time and mark - space - ratio was firstly convertedinto two
pulse strings of opposite phase by a transistordriver . T he two
coils were driven by the two pulse streams . I n practical situation
the two reeds should share a commonresistiveload ( 7 5 ) , but in
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F ig . 4 - 1 7 T est setup for the switchingresponse
of the equivalentSPDT reed relay
3 0 HS ROPS






F ig . 4 - 1 8 T he typicalresponseof the reed relay
setup
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The experimental results are listed in the following table.
I 2 3
Response time toI1 0.16ms90us 0.14ms
Release time tOFF 0.2is 0.3cis 0.28ms
Bounce time tB 40us50Ns 35ns
where driving gate pulse: rise and fall-time SOns
pulse width varied (18Ops- 0.6ms)
Discussion of the results
The reed under test had shown two properties. Obviously it
could give good video signal performance since both the amplitude-
frequency response and phase-frequency response were very satisfac-
tory. But the switching rate was quite low. As the maximum speed
of reed is limited by the maximum values of tON and tOFr, and the
reed under test had a typical value of O.5ms, the reed could have:
an optimum rate of 1KHz, regardless of the bounce time. Normally
a more reliable switching rate of the reed should be much less than
the maximum speed, say 200Hz.
4-3-2 Analog switch [23]
Because bipolar device has relatively high leakage, analog
switches usually make use of field-effect transistor. In the ON
state,the channel has a minimum resistance while in the OFF state
it has a maximum resistance. The perfect switch would have infinite
resistance when open and zero resistance when closed. While the
FET is not a perfect switch, they have a finite ON resistance and
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its deviation depends on input signal level. The DC equivalent
circuit of analog switch as shown in Fig.4-19 can be characterized
by its terminal voltages and currents. In the OFF state, the
source and drain are not connected to one another. The two leak-
age currents I s and ID are always present in both ON and OFF states.
These leakages contribute error to the applied signal. However,
if the leakages are insignificant and ON resistance is much smaller
than its load, the resultant output error can be made negligible.
Fi.4-19 DC equivalent circuit of analog switch.




The considerations of analog switch performance include:
(1) characteristics at high frequencies
(2) switch-driver circuit
(3) overall performance of driver circuit and switch
JFET analog switch is driven by a control circuit which consists
of complementary MOSFET to maintain the same gate-source-voltage
of a JFET regardless of input signal level, ensuring that the ON
state resistance is constant. However, those analog switches
formed by P-or N-type MOSFET alone have varying ON resistance
with signal level change. Because of the symmetric properties
of channel conductance of P-and N-MOSFET, the CMOSFET analog
switch combines both types to provide a fairly constant channel
resistance over the full-range of the positive and negative supply
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voltages. Fig.4-20 (a), (b), (c) show the cancellation effect of
P-and N-MOSFET to give a constant channel conductance of CMOSFET
switch. In general the ON resistance of all analog switch are
subject to variation due to temperature change, resulting in
resistance modulation.
Fig.4-20 CMOS channel conductance (gDS) vs signal
voltage. (a) a paralleling P- and N-channel FETs
switch, (b) its ON conductance, (c) OFF conductance.
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Table 4-21 FET switch comparison
Switch type Analog signal range Leakage ID'ISr Q rDSDS
P OS (V_- VGS(th)) VJ High High Los'
JFET (V-- V VS Lou Low low
CMOS V- < Vs < V Medium Medium Low
V+ defined as positive supply voltage.
V_ defined as negative supply voltage.
VP defined as pinch off voltage.
VS defined as input voltage.
VGS(th) defined as threshold gate-source voltage.
Transients in FET analog switch [24]
Switch capacitance influences the switching time and high-
frequency performance. The simplified representation of switch
capacitance is shown in Fig.4-22. For a trun-ON signal, CL charges
through rDS (ON resistance), while during trun-OFF CL discharges
through RL (load resistance). At the instants of switching, the
switch capacitance couples the switching transients from the gate
to the output. The equivalent switch as shown in Fig.4-23 in-
dicates how it couples the control signal to the load. The
switching transient at the load is directly proportional to C gd
RLand control signal, but inversely proportional to CL. A
transient waveform of a typical fast JFET switch with input at
zero voltage is drawn in Fig.4-24.
Reducing transients
With the understanding of the causes of transients in analog
switches, some methods are suggested to reduce the problem. They
are:.
(1) to keep the control signal as small as possible
(2) to reduce the analog signal level to the lowest possible
(3) to choose the FET switches with low gate-to-channel capacitance
(4) if necessary, to add a large capacitive load








Fig.4-22 Switch settling time equivalent circuit.
For a turn-ON signal, CL charges through rDS, while
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Cgs
Ren.
Fig.4-23 Gate-pulse edges form switching transient
as they are coupled to the load through FET capacitances,
/VDRIVE
vo (coy)
Fig.4-24 Transients in a typical fast JFET switch,
type DG187AA. Here RL= 10KR, CL= 30pF, and Vs=OV.
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The criteria for analog switch selection
From the above discussions of analog switches, it is possible
to set some important points as the criteria for selecting analog
switches for the delay line construction. The points are:
(1) constant ON resistance- the error of resistance modulation of
the switch can degrade the composite video signal
(2) low ON resistance RON- the drop across the ON channel is small,
and can be negligible if load resistance is much greater than
RON. However the load cannot be too large, otherwise the set-
tling time might increase, thus limiting the switching rate
(3) suitability for video band with high open switch isolation
(4) break-before-make type
(5) compatibility of control driver with 5v digital logic
(6) preference of the SPDT switches.
Experiments on typical samples of JFET and CMOSFET analog switches
(available from Siliconix)
The tests investigated the signal performance and switching
properties of SPDT JFET switch DG187AA and SPST CMOS switch DG200AA
(for brief specifications refer to Appendix B)
(1) JFET analog switch DG187AA
The general test configuration of this switch was shown in
Fig.4-25
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Fig.4-25 Test setup for JFET switches DG187AA
The two routes of the switch were designated as "Delay-path" and
"Bypath" to specify their functions when they were attached to
a delay section of the delay line. Input terminals S1 and S2 were
connected to signal sources VS1 and VS2. The ON resistance rDS
of either path was specified as 30. Output ends D1 and D2 shared
a common 270 n-resistive load to prepare the input impedance to be
75f1 at S1 or S2 if each was in parallel with 100. This was so
designed to provide a correct termination for the delay module in
each section. If rDS was exactly 30, the signal output V0 was
9/10 of the signal source. The gate was driven by a pulse generator
with adjustable pulse rise-and fall-time and mark-space-ratio. The
pulse was 5V.
To test the frequency response, the input S1 was connected
to a signal generator covering 10MHz and the gate was kept at 3VDC
as shown in Fig.4-26. An 75 10dB attenuator isolated the source
and the load. The experimental results showed that at room tempe-
rature the output signal was exactly 0.9 time of the input signal
and the excess delay of both paths was within 3ns over a 8MHz
bandwidth.
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Fig.4-26 Test circuit for frequency response of
JFET analog switches DG187AA
Fig.4-27 Excess delay characteristic of analog signal
passing through the JFET analog switches
The dependence of ON resistance on input signal voltage was
tested by connecting either "bypath" or delay-path to a variable
power supply with the gate always kept at OV or 5V respectively.
The result was shown in Fig.4-28.
Fig.4-28 Variation of ON resistance with analog switch
signal
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For investigating the switching performance, the gate was driven
by a pulse generator with 470ns pulse width, 35ns rise tr,
25ns fall time tf and 3V amplitude, the input terminal S2 being
kept at 3V. The switching waveforms were shown in Fig.4-29 where
the channel output in the lower beam had 100ns switch-ON time tON
and 70ns switch-OFF time tOFF.
Fig.4-29 Measurement of JFET analog switch DG187AA
(2) CMOSFET analog switch DG200AA
The general test configuration was shown in Fig.4-30. This
switch had shown similar signal and switching performance as those
of JFET analog switch DG187AA provided that it was operating under
the same loading conditions. The only interesting observation for
this type of switch was the dependence of ON resistance on the
input signal level. With the gate kept at 5V, and input terminal
VD connected to a variable power supply, the switch indicated a
variation of ON resistance with input level as shown in Fig.4-28.
Fig.4-30 Test setup for CMOS switch DG200AA
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Discussion of the results
JFET analog switch DG187AA was found superior to CMOSFET analog
switch, because ON resistance was constant for JFET switch over
±7.5V signal range, but it changed for CMOS type to some extent.
This resistance modulation could cause large output error, there-
fore CMOS type was not preferred in this project.
In the JFET switch configuration, the switch loading was quite
suitably designed because it could minmize the transients and shor-
ten the settling time, hence its switching property was acceptable
for the delay line. The switch was also satisfactory in handling
video signal with negligible excess delay of ins at most. Since
tON was greater than tOFF I DG187AA was of break-before-make type,
giving no extra loading effect. There was a limitation imposed
on the use of both JFET and CMOSFET switches, and that was the
temperature dependence. It was found that the ON resistance changed
with a gradient of about 1 /8°C. As an estimate of the JFET analog
switching rate, the maximum limit was
2.5 MHz or 0.4us transition
time.
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4-4 The switch control
Switch control concerns the processing of the incoming signal
representing the signal-echo time-separation information into the
appropriate form for controlling the switches of all the sections
of the line. The presentation of this information may be in an
analog or digital form, depending on the method of approach to be
adopted eventually in the final system. The control methods for
both forms of the incoming information are discussed in the
following. The basis of the methods involves the production of
digital equivalent of the incoming information.
(A) Analog form
In its analog form the information can be converted into
digital signal by some standard techniques of analog-to-digital
conversion. There are three aspects to be considered in choosing
the type of A/D converter,i.e. (1) conversion rate (2) conversion
accuracy and (3) circuit complexity. A/D converters can be class-
ified into two groups: capacitor-charging type and discrete volt-
age comparison type. The capacitor-charging A/D conversion process
depends basically upon digitally encoding the time to charge a
capacitor to some reference voltage value or to the value of the
input analog voltage. Discrete voltage comparison A/D converters
use a conversion process that depends basically upon the generation
of discrete voltages whose levels are equivalent to digital words,
and the comparison of these discrete voltage levels against the
input analog voltage to determine the equivalent digital word.
Some important A/D converters of same bits are compared in table
4-31 in the aspects of conversion rate, accuracy and complexity.
In the study of TV echo suppression, it is reasonable to assume
that the signal-echo separation detection process can finish in a
40
line scanning period i.e. 64ps (for the consideration of slowly
varying echo pattern and triggering switching period of the delay
line, refer to section 6). A method of A/D conversion using
"up-down integrator" though slow in conversion rate can take a
time less than 20us with a clock frequency of 1OMHz to finish the
conversion process. This converter can offer features such as good
accuracy and less complexity.
The basic principle of the Up-Down Integrator A/D converter
is to charge an integrator, as a result, to form a pulse with its
width proportional to the incoming analog signal and within which
a clock is .nabled to drive a digital counter. The parallel outputs
of the counter of six bits (for the 6.4is delay line of six sections)
are the digital equivalent of the incoming analog signal. A block
diagram of an up-down integrator A/D converter is shown in Fig.
4-32 (a) in which the integrator performs two successive integrat-
ions to eliminate the integrating amplifier drift defect. In the
first integration period for the analog signal (V1A), the analog
comparator enables the clock to count until the counter is over-
flown by then (the counter is reset again) the second (reversed)
integration starts to operate on a fixed voltage (-VR). The
counter will stop when the amplifier output voltage becomes zero
again. Now the counter outputs are equivalent to the incoming
analog signal. The operations of the up and down integrations
are shown in Fig.4-32(b).
There are some types of A/D converters which can have faster
conversion rate and better accuracy, e.g. successive approximation
A/D converter and simultaneous A/D converter etc* but they involve
more complexity [25]
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Table 4-31 Comparison of typical A/D converters
Discrete voltage comparison typeCapacitor-charging type
SimultaneousSuccessiveCounterVoltage-to-Up-downPulse width (parallel)approximationfrequency A/D ramp A/Dintegrator A/Dmodulator A/D
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( B ) Digitalform
If the digital informations providedby some type of A / D
converter whose output is not necessarilyweighted in NBCD code , a
decoder is then needed for the code conversion. If the incoming
signal is derived from a pair of pulses representingthe real time
of the signal - echo separation, it can be used to drive a 6 - bit up -
down counter . The structureof NBCD up - down counter is fairly
standardized[ 26 ] , hence the design need not be discussedhere .
The block diagram of the switch control using up - down counter is
shown in Fig . - 33 in which the countercan either run up or down
according to the echo pattern variation . From a circuit point
of view , such counter which consistsof six flip - flops and some
logic gates costs less than the A / D converters. If the clock
frequencyis 10 MHz , then the maximumcountingtime of the up -
down counteris only 6 . 4 us which is much less than that in the up -
down integratorA / D converter.








up - down counterfrom the detector
Fig . 4 - 33 The schemeof the line controlledby digital
signal coming from the detector
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Suggestion as an extension
From a theoretical point of view, the method of designing the
signal-echo time-separation detector to give digital information
directly is preferred by making use of the video blanking sync
pulse. The discussion which follows immediately serves purely as
a suggestion only because the design scheme of the detector is out
of the scope of the project, but the idea can give an insight into
the switch control. The detector design may be described by the
















Fig.4-34 The suggested block scheme of the signal-echo
time-separation detector
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The use of a DC restorer is to reset the pedestral level of
video sync pulses at the zero reference. By setting a suitable
threshold level for the decision circuit, the separator would
chop off only sync pulses from the composite video signal in such
way that both signal and echo sync pulses are delivered to route
x but only proper sync is admitted to route Y. After the pulses
subtraction (X- Y) only echo sync pulse is left in the route X
terminal. The pulse separation register records the time differ-
ence between the two pulses from the X and Y inputs and produces
a up/down control signal to the up/down counter. There is one
great difficulty to be solved in this design and that is the
adjustment of the threshold level for the separator (especially
in a noisy transmission channel).
4-5 The buffer amplifier
As shown in Fig.4-2,4-3 the line is separated into a number
of delay sections, each of which is headed by a buffer and the
last section is terminated with an output stage. The main func-
tions of the buffers used in the line are:
(1) to compensate for the insertion loss of the line,
(2) to isolate delay sections to reduce reactive elements between
source and resistive load of delay modules, and
(3) to match the delay modules in the line.
The buffer to be adopted must have the features which are cap-
able of providing the above functions. Only those amplifiers sat-
isfying the following criteria are considered. The criteria are:
(1) flat frequency response for video signal
(2) no phase distortion
(3) DC couple to restore the useful low frequency components of
video signal negligible drift
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(j high open loop gain to give high performance accuracy
C5) high input impedance as isolation purpose
(6) capability of producing 75Szoutput impedance by feedback con-
figuration and sufficient output current drive.
From the examination of a list of available operational ampli-
fier, two apparently promising wideband amplifiers were particularly
studied in detail and evaluated with tests. Their relevant features
are compared as follows:
uA733 RCM CA 3040 [27]
(1) sufficiently wideband for (1) same
video signal far beyond
10MHz
(2) same in open loop(2) low phase distortion in
open loop e.g. 13° phase
lag at 6MHz (with gain
100) and increased with
frequency
(3) high open loop gain 10 to (3) high open loop gain 37 (at
400 (at 1K lload) either 1 K load), but no external
fixed, or variable by an adjustment
external resistor if
necessary.
(4) high input impedance up to (4) high input impedance 150KIN
250Kn. at gain 10, and 30 K /I 2.2PF
2PF at gain 100
(5) very low output resistance (5) low output impedance 125//
20 , hence not suitable 20PF suitable for producing
75 output impedance by feed-for producing 75ftoutput
impedance by feedback con- back configuration
figuration unless a T or
L pad is used as impedance
converter if both the.
module and amplifier have
to be matched.
(6) less stable for negative (6) much stable if precautions
feedback configuration are taken
(7) incapable of improving (7) flexible in selecting operat-
internal bias mode ing characteristics.
Table 4-35 Comparison of amplifiers uA733 and RCA
CA304
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After the experiments performed on the two amplifiers to eval-
uate their usefulness in the line construction two conclusions
were drawn as below:
(1) RCA CA 3040 was much superior to )uA733 in the buffer perform-
ance but )1A733 was still useful as an output stage.
(2) Non-inverting mode could increase the input impedance of RCA CA
3040 and make the phase shift approach zero by a certain feed-
back parameter.
To avoid circuit oscillation the following precautions should
be taken in the practical layout of the amplifiers, namely:
(1) Shorten any leads of components e.g. amplifier pins, decoupling
capacitors, and avoid using IC socket which can increase
stray capacitance
(2) amplifier printed-board pattern should be symmetric to balance
the feedback of differential amplifier configuration
(3) bypass the balanced dual-power-supply because negative supply
substrate and case of the amplifiers are common, forming a
feedback loop
(4) avoid creating an earth loop in arranging components, always
to earth the system at one point only, usually at amplifier
input
(5) in feedback configuration prevent input and output leads from
coming across and the amplifier feedback loop should be shielded
from any nearly inductors.
(6) if a few stages of amplifiers are cascaded, arrange them in a
forward connection.
Design of buffer amplifier with 75Sloutput impedance
The buffer amplifier can not only isolate the delay sections
but also match at its output the delay modules in each section.
48
Hence it is necessary to design the amplifier to produce a source of
same impedance as the characteristic impedance of the delay module
(75sL). But the frequency ratio f max/f min of the working video
band (5MHz/50Hz= 100,000) is too great for the adoption of con-
ventional coupling method. [28] The better alternative is the use
of noninverting configuration for the amplifier. The comparison
of feedback configurations of operational amplifier indicates that
noninverting mode is preferred to inverting mode since the former
can provide much higher input but lower output impedances, which
are rather constant over a wide band. The magnitudes of the im-
pedances can be adjusted by a feedback parameter to provide the
required output impedance to match the delay module. As a result,
the amplifier can also have sufficient amplification to compensate
for the dissipation loss of the line.
From the analysis of non-inverting configuration of operat-
ional amplifier the following equations are valid:
closed loop input impedance (Eq.IV-1)
closed loop output impedance (E q.IV-2)
closed loop gain (Eq.IV-3)
where B is the feedback parameter given by (Eq.IV-4)
A is the open loop gain of amplifier,
Zi, Zo are the open loop input and output impedances respect-
ively,
ZF is the feedback resistor
and Z1 is the inverting input resistance.
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The open loop impedances of RAC CA 3040 were given as
Zi= 150K in parallel with 2.2PF
Zo= 125 in parallel with 20PF= Ro= 125 (approximation)
The output reactance was much greater than the output resistance
and was assumed negligible.
Experiments on the amplifier
The open loop gain A of the amplifier with 75A load resistance
was obtained by the test circuits in Fig. 4-36. The mean value
of the open loop gain was chosen as A=21. To achieve the aim of
producing 75 closed loop output impedance of the amplifier, the
necessary numerical calculations were:
If Z1 was chosen as 1K.a, then ZF= 30.5K. The test set-up
of the closed loop amplifier configuration was shown in Fig.1+-37in
which a bias voltage at the inverting input was developed by the
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adjustable resistance Rb. The theoretical and experimental results
were close indeed. The responses of amplitude-frequency and phase-
frequency of the configuration were satisfactory over the 1OMHz
bandwidth, and the excess delay produced by the amplifier was within
lns.
The above configuration for producing 75 output impedance of
the amplifier can be modified to give a better performance. In the
configuration as shown in Fig.4-38 the amplifier is followed by a
boosting transistor with its emitter terminated with 75 aload.
The effective load of the amplifier RCA CA 3040 then becomes
which is much higher than in the case
without the booster. The amplifier would have higher open loop
gain and better current-drive capacity. Because the single amplifier
configuration could still give satisfactory performance, this
design was adopted throughout the project.
Fig .4-36 Test setup for the measurement of open loop














ZF = RF Z 1 = R 1
R 1 = effectivevesistance
givenby R 1 ' Ra & Rb
ZF
Z 1 30 . 5
R = 75 Vout
Fig . 4 - 37 Test setup for the characteristicsof the closed


















hie+ ( 1 + hfe) RL
= ( 1 + B ) RL> > RL
Fig . 4 - 38 A configurationof producing75 output impedance
with better current - drive capacity
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4-6 The attenuators
Two attenuators (bridged-T) are used in a delay section as shown
in Fig.4-3 - one being placed after an amplifier in the bypath while
the other one after a delay module in the delay-path; and both
attenuators are terminated in a switch. Attenuators are also used
to connect the line to the other parts of the whole echo suppression
system as shown in Fig.2-1.
The purposes of using attenuators in the line are threefold:
(1) impedance conversion from low to high or vice versa- attenuator
is a purely resistive network, suitable for wideband matching
of resistive impedance, hence it is superior to transformer
which is just good for bandlimited matching,
(2) signal level adjustment, e.g. in the delay sections to make
input and output magnitudes equal,
(3) reduction of signal reflections from the output terminal- for
incorrect load impedance, am attenuator of NdB losses can reduce
by N times (refer to analysis in Appendix C).
Common types of attenuators
Symmetrical Asymmetrical
(to give characteristic impedance) (to give image impedance)
T, , lattice, bridged-T T, , L
Table 4-39 Common types of attenuators
Shown in the above table are the common types of attenuators,
which are classified as symmetrical or asymmetrical depending on
whether the impedances of input and output are equal or not. In
general, T and7rtypes have no difference in performance. Because
L type has minimum attenuation, it is good just for matching. If
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variable attenuation is required, bridged-T network is more suitable
because only two resistors have to vary. The structure of a bridged-
T attenuator is shown in Fig.4-40.
A perfect attenuator is characterized by the following require-
ments:
(1) no attenuation distortion over the working band the networks
must consist of purely resistive components of precise values,
(2) correct input and output impedances, and




Fig.4-40 The structure of bridged-T attenuator
Preparation of attenuators
To prepare a good attenuator, considerations have to be give to
the workable bandwidth, suitable kinds of resistor and availability
of precision resistors of odd values. Experiments showed that
common carbon film resistors could prepare satisfactory attenuator
workable over 10MHz. High precision of resistance could be achieved
by modifying the spiral pattern on the carbon film of resistors. It
was not difficult to reach 0.1% tolerance, however the resistance
value was less stable with temperature, and the error was about 0.2%.
545. THE DELAY LINE CONSTRUCTION
In the early discussion of section 4, it was shown that a delay
line of 6.4iis total delay could be divided into six sections of
identical structure except for different delay values. Each section
consisted of a bypath and a delay-path in parallel, and the section
was controlled independently by the switch control unit.
Now the construction of the delay line is going to be discussed
in this section. Because each section has identical structure,the
design of the line is to be concentrated on the construction of
one section. The general layout of a section can be drawn as in
Fig-5-1 which is composed of delay modules, buffer amplifiers,













Fig-5-1 The general design of a delay section
delay line the delay modules are made up of low-pass filters of
the m-derived family and cover a 10MHz bandwidth with a limit of
0.35dB ripple figure below 6MHz. The buffer in the delay-path
not only compensates for the insertion loss but also matches the
input impedance of the delay module(s). The functions of the
attenuators can make the input and output signal magnitudes equal
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and reduce the possible mismatch at the output terminal.
In the comparison between reed switch and analog switch, in
general, reed has a better signal performance but analog switch is
capable of fast switching. From the previous experiments performed
on the two types of switches, it was found that the JFET analog
switch DGI87AA from Siliconix showed satisfactory performance in
video signal handling and in fast switching. Even though the reed
has a slow switching speed (the reliable rate is about 200Hz), it
is still applicable in the line construction, because the vertical
blanking pulse of the video signal has sufficient time to mask the
line switching transition. In the following the design and const-
ruction of the delay line are to be examined for both switch vers-
ions, i.e. (A) solid-state switch-controlled version and (B) reed-
relay-controlled version.
5-1 Solid-state switch-controlled version
As shown in Fig.5-2 the line consists of an input stage, a
number of delay sections, an output stage and the switch control
unit. Only the three blocks have to be considered in the follow-
ing experiments.
Input
Delaylnput stage 0ut PutOutput stageSect ions
switch comro
Fig.5-2 The complete block diagram of the delay line
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(1) Delay section
Shown in Fig-5-3 is the structure of a section in the analog
switch-controlled version. The feedback loop of the buffer ampli-
fiers is already predetermined for providing an 75S1output source
impedance for matching the following delay module of the same
(characteristic) impedance. The two bridged-T attenuators also
with the same impedance are placed after the amplifier in the by-
path and after the delay module in the delay-path respectively. The
two paths are terminated by an SPDT JFET analog switch which has
an 302constant ON resistance. To properly match the attenuators,
the input impedance of the switch must be made equal to 75fl, Of
the section the output impedance is 57.ki while the input imped-
ance is about 250KR which is sufficiently high to provide isolat-
ion to the preceding section or stage.
(2) Input and output stages
Fig.2-1 shows that the line is put in the feedback loop of the
TV echo suppression system and the input and output stages of the
line should match to the system. In particular, the magnitude of
the incoming signal into the line must be adjusted appropriate.
The.same design of the buffer amplifier used in delay sections can
also be used in the two stages to produce 75SL output impedance.
If the line input impedance is made 750tool then two or more of
such lines would be linked up by coaxial cable as if each line
itself were a plug-in unit. In addition the line with 75SI input and
output impedances is rather easy to fit most of the signal generators
by an 50A-751tconverter. Because low frequency components of the
video signal (down to 50Hz) are important to the picture quality,
both stages are preferably DC coupled.
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Fig.5-3 The structure of a delay section in the analog
switch-controlled version
















Fig. 5-5 The structure of the output stage
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A demonstration model of a 2is delay line of four sections in
analog-switch-controlled version
Four delay modules of delay values 0.2ps, O.4ps, O.4us and 1is
were allocated in each delay section accordingly. Each section
had the same structure as shown in Fig.5-3, and the input and out-
put stages were established as in Figs-5-4, 5-5 and for simplicity
the input stage was ccmbined with the first delay section. In
other cases a variable attenuator may be required in front of the
first section for incoming signal level adjustment. In this case
the input stage consisted of a simple resistive network as a power
divider and it offered 6dB attenuation to the input signal. The
buffer amplifier with a predetermined closed loop gain would always
give 22dB amplification. The delay modules were given to have a
flat loss (attenuation) ranging from O.kdB to 3.5dB. Also the switch
caused 0.9dB attenuation. Hence in order to maintain equal input
and output signal magnitudes, the bridged-T attenuators should have
a maximum value of 22dB. Of the line the input and output imped-
ances were made equal to 75
Experimental results
(1) Switching performance
The maximum values of turn-ON and turn-OFF times of the
JFET analog switch DG187AA were 1OOns and 70ns respect-
ively. The maximum switching rate of the model for a
full duty-cycle was given by
(2) Signal performance
Results of the amplitude-frequency response and time delay
characteristics were obtained by applying sinusoidal signal,
swept frequency spectrum and pulse with short rise-and fall-
time( <68ns). The ripple and delay characteristics over
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10MHz were shown in Figs.5-6 to 5-11 and their data are
also listed in the following table.
Table 5-12 Experimental results of the 2us line in the analog
switch-controlled-version
DelayDelay timeExpected ActualRipple liss
time errordeviationdelay tire(as) delay time (ps)up to 61,•:Hz (dB)




-501.8 0.55 1.75 2.78
-6o1.352.0 1.94 3
Table 5-13 Specifications of the delay modules given by the
manufacturer:





Discussion of the results
(a) Phase response
Each bypath channel produced a maximum phase lag of 3ns which
was much small and negligable as compared with the delay time.
of the delay section. As shown in tables5-12,2 13,a major portion
of delay deviation of the whole delay line was contributed by
the delay modules themselves. As a whole phase equalisation
would not become an important problem in the line construction
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Fig-5-6 Analog switch controlled delay line at 400ns delay
(a) Pass-band loss/frequency characteristic
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Fig.5-7 Analog switch controlled delay line at 1p.s delay
(a) Pass-band loss/frequency characteristic




















Fig . 5 - 8 Analogswitchcontrollededlay line at 1 . 4 us delay
( a ) Pass - band loss / fequencycharacteristic
( b ) The group delay of the line
( b )
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Fig . 5 - 9 Analogswitch controlleddelay line at 1 . 8 us delay
( a ) Pass - band loss / frequencycharacteristic





















1. 9 T T +
2 83 54 6 7 108 9
freguencyMH z
( b)
F ig - 5 - 1 0 A nalog switchcontrolledd lay line at 2 s delay
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( b ) T he groupdelayof the line
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Fig.5-11 The. waveforms of an analog switch controlled delay
line (of 21is total delay) at various time delay (by-sweep
method 0.5-7MHz range)
(1) No delay (2) o.2is delay
C3) 1)1s delay (k) 1.2jis delay
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There are two factors to describe the waveforms of the delay
modules. They are: (i) flat loss and (ii) ripple. The flat
loss is the insertion loss of the module measured at 0.1MHz
while the ripple defines the envelope about the flat loss,
within which the response must fall. Only the ripple is con-
sidered in discussing the signal performance of the delay line.
The response curves plotted in Figs.5-6 to 5-11 showed the
following features that:
(1) low frequency response below 1MHz was quite flat,
(2) at high frequencies, the ripple on the waveform envelope in-
creased, and
(3) the experimental ripple figure for the 2ps total delay was
maximum and was only 1.35dB up to 6MHz (the video bandwidth).
In the data sheet the delay modules were specified to have a
limit of 0.kdB ripple factor up to 8MHz, then the resultant
factor for the four delay modules in the 23is line would be
1.6dB. Hence the line ripple figure was well within the limit.
The performance could be ithproved if care were taken of to
shorten all connecting leads in the circuit layout because the de-
lay-modules required purely resistive.terminations, and long leads
could produce reactive elements which, in turn, degraded the per-
formance.
A 6.4us delay line can also be established in the same manner as
in the case of the above 2ps line. For such line the ripple figure
should not exceed the limit of 4.8dB (Appendix D). In the TV
receivers normally the flatness of the amplifier response can have
a tolerance of about ±10% [29] Hence the. 6.kjis delay line will
cause insignificant distortion.
675-2 Reed-relay-controlled version
Even though reed has the disadvantages of slow switching speed,
less reliable switching operation (bounce, contact sticking) and
limited'life, the tests on the treed sample had indicated that it
offered the advantages of good switch isolation (no amplitude and
phase distortion for video signal) and zero ON resistance (no
signal dissipation). Because the switching limitation of reed can
be overcome in the study of TV echo suppression, by choosing the
vertical blanking sync pulse as the switching period, it is expec-
ted that the reed used in the delay line can give a better signal
performance than the analog switch. Because reed has. no ON resis-
tance (unlike analog switch), it has the advantage of connecting
a few delay sections without buffer amplifiers in between, that
means a simpler model can be obtained as shown in Fig.5-14 which
consists of an input stage, delay sections without buffers and an
output stage. The dissipation of the sections is compensated by
the output amplifier. However such method of directly connecting
sections without isolation for the delay modules between succeed.
ing sections is not favourable and is only acceptable for two three
sections otherwise the reactive elements due to the bypath leads
(of disengaged section(s)) before the final termination Z would
0
be sufficient to mismatch the delay modules of the engaged sec.









Fig.5-14 The simplified model of a delay line
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Following are two experiments which investigate the performance
of a delay line built on (1) the simplified model and (2) the
general model (as adopted in the analog-switch-controlled version).
The purposes of the experiments for these two models of delay line
are
(1) in the simplified model to investigate (i) the effect of AC
and DC couple of the amplifier and (ii) a second method of
amplitude compensation for the delay line dissipation.
(2) in the general model (i) to observe the signal performance be-
tween reed and analog switch version and (ii) to find any poss-
ible improvement of the signal performance.
Experiments
The reed was used in building delay line on the two models.
The experiments were performed and are described in the following:
(I) A delay line of 1.7ps total delay composed of three sections
built on the simplified model'in the reed-relay-controlled
version.
As shown in Fig.5-15 was the line consisting of three sections
and each section contained three reeds. Two reeds were used
to bound one of the delay modules (200ns, 500ns and 1000ns) in
order to avoid possible change in the line transfer impedance
in operation. The gain of the output amplifier was controlled
in step with the corresponding section to compensate for the
power dissipation due to the delay module in that section. It
should be noted that the amplifier pA733C was in open loop con-
figuration (in AC or: DC couple as the tests required). Its.
gain was adjustable with an external resistor and given to be
somewhat inversely proportional to the resistance. The signal
source impedance of 50SL was matched to the line input by an
50n- -75-x- converter. The 7511 attenuator before the amplifier
was used to limit the input signal to the amplifier to avoid
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saturation. In the tests the delay was measured with pulse and
the amplitude-frequency response with a signal source covering
10MHz. The testing points would be mentioned in each case.
Fig.5-15 The circuit configuration of a reed-relay-controlled
delay line with three sections built on the simplified model
(1) Input signal: 6.5Hz (2) Input signal: 10MHz
Time scale: 5ms/Div. Time scale: 10ns/Div.
Input and output signals Input and output in phase
in phase and no loss. and no loss.
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Fig-5-18 Reed relay controlled delay line- Frequency
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Fig-5-19 Reed relay controlled delay line- Frequency
response at time delay 1700ns
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Experimental results
(A) Bypath of the line (mainly to observe the difference between
AC and DC couple of the output amplifier)
Measured at the line output before the amplifier, the response
showed'that the bypath of the line did not distort the video signal.
The waveforms illustrated that from a few hertz to 10MHz there. was
no visible distortion (as seen in Fig.5-16(1) for 6.5Hz, and Fig.
5-16(2) for 10MHz)
As measured at the amplifier output in AC couple (10jf capacit-.
ance), the signal had phase-distortion. Frequencies below 800Hz
suffered phase lead (e.g. 1.69° at 50Hz) while high frequencies had
phase lag (e.g. 40.5° at 5MHz) or 22ns delay over 1MHz- 10MHz
range. But there was much smaller distortion (mainly due to the
amplifier in the open loop) in the case of DC couple. It could be
concluded that DC couple was superior to AC couple in the line
construction.
(B) Delay-paths (to observe the delay and waveform response)
pulse generator with 2}1s pulse width and 5Ons rise-and fall-
time was used to measure the delay of the line. The experimental
results were listed in the following table.




No 200 500 700
1000 1200 1500 1700
meaured
delay(ns) 21 219 505 705 1000 1220
1500 1700
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The frequency response of the delay line (with the amplifier
in AC couple) over 100Hz- 8MHz range was observed and for ill-
ustration only two typical response curves were shown here (in
Figs. 5-18, 5-19). But the ripple data for the various delay of
the line are listed in Table 5-20,
Table 5-20 Ripple figure of the line for the various delay in the
bandwidth (6KHz to 6MHz) with 0.1MHz as a reference
frequency.
Norminal No 200 500 1000 1200 1500 1700
delay (ns)
Ripple
figure o.46 o.4 0.39 0.45 1.18 0.85 0.45
(dB)
The ripple figure of each delay module was specified to be
within the limit of O.4dB up to 8MHz, and the three delay modules
would have a ripple limit of 1.2dB. The maximum experimental
ripple figure of the line was 1.18dB up to 6MHz, still 2% less than
the specified maximum limit.
In the response curves, the amplitude distortion of low fre-
quency (below 6KHz) was due to the effect of AC couple of the
amplifer. But in the case of DC couple, the low frequency ampli-
tude distortion was found negligible.
Discussions on the line
This simplified model with the line termination resistance put
far away from the line input is not suitable for building a line
of many sections. When most of the delay sections are disengaged
(signal then flows through the bypaths) the long connecting wire
would cause significant reactance to the resistive termination of
the delay modules, thus degrading the video signal response.
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Also the method of using a single amplifier A733C to com-
pensate for the line loss by an external and variable resistor
was not preferrable, because it gave rise to larger phase dis-
tortion when the gain was increased. However the use of the
amplifier RCACA304+0 in the closed loop configuration (refer to
the amplifier design for producing 75AI output impedance in sec-
tion 4-5) would not cause phase distortion practically to the
video signal.
In summary, the simplified model of delay line is not suitable
for building a 6.kjis delay line of six sections the amplifier
design should prefer closed loop in noninverting mode and DC couple.
(II) A delay line of 2us total delay composed of four sections
built on the general model in the reed-relay-controlled version
The design of the general model had already been used in the
analog-switch-controlled version as shown in Fig.5-1, 5-3,-5-4 &
5-5. As a comparison purpose, the same method was also applied to
the reed-relay-controlled version. The limitations imposed on the
simplified model of the 1.7jis line might be much alleviated in the
general model because each section of the line built on the latter
model had its own immediate resistive termination and was headed
by buffers which could provide isolation to the preceding stage.
Shown in Fig.5-21 was the structure of one section of the 2ps
delay line. The difference between the reed and analog switch
versions (both on the general model) lies in the switch-termination.
In this case, each section had only one 75 load resistance.
The overall performance of this line was found to bear re-
semblance to that of the line in analog-switch-controlled-version,
and those data obtained from the latter version could be used in
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general for the reed version. The reason why the reed version
could not have a superior signal performance to the analog switch
version in the experiments can be explained in this way. The
reeds used in the tests were not provided with electro-magnetical
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Fig.5-21 The structure of one section of the delay
line in reed relay version built on the general model
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6. CONCLUSIONS AND EXTENSIONS
A model of digitally-controlled programmable analogue delay
line of 2us total delay constituted of four sections has been con-
tructed in connection with the study of adaptive TV echo suppress-
ion. Because the application of sampled-data-method (e.g. PCM) for
colour TV echo suppression embraces numerous difficulties of. costly
hardware, analog,method in comparison is more practical to approach.
In addition, the satisfactory performance of Matthey's video delay
modules helped settle the selection of low-pass network as the de-
lay elements for building a programmable analogue delay line.
Two versions of switching control of the line have been exam-
fined. In general, the analog-switch-version is capable of.fa.st
and reliable switching while the reed-switch-version is simple and
offers better switch isolation. It has been verified that the
Siliconix JFET analog switch was reliable for video fast switching.
Each of such switch produced a further but negligible delay of 1ns
for the video signal. The cumulative effect caused by a few of
them in series in establishing a:delay line of six delay sections
with 6.4s total delay for practical application in the echo sup-
pression study is still insignificant. But the major defect of such
a kind of switch is the temperature sensitivity of the ON resist
ance which would cause a large signal error. The use of reed switch
as control even though slow in switching operation showed that the
frequency performance in the case of using buffer between sections
was the same as in the JFET switch-controlled line. The perform.
ance was even superior if all the reeds had been electromagnetically
shielded for coupling reduction. Neventheless, the disadvantages
of less reliable operation and limited life have to be tolerated.
Owing to the different switching properties the two versions
require separate attention in practical application. In the echo
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suppression study, stationary echo pattern needs afixed delay value
from the delay line. The switching transition perios of the delay
line is actually determined by the switching rate which can range
from some hundred hertz to megahertz as long as the delay line
can switch over in a suitable time without causing visible transition
on TV display. In the case of the analog switch version whose
transition period was 0.kis, a line sync pulse whose width is of
k.?}ls is adequate to blank the transition of the delay line. In the
reed version whose reliable rate was about 200Hz i.e. the transition
time was 5msec, the vertical blanking interval of 20msec can mask
the reed transition..
Because echo pattern may vary, for instance, by an occasional
or slow change in the reflecting transmission path, the delay line
must be capable of adapting to such a change. The analog switch
version, of course, have better adaptive ability than that of the
reed version in this respect. In general, reed version can only
respond to echo variation within few frame cycles but the analog
switch version can accomplish the,same within a frame period.
After the consideration of the delay line switching, two methods
of the switch control have also been discussed for the two forms
(analog and digital) of presentation of. the incoming information
from the signal-echo time-separation detector. The digital pre-
sentation was perferred because from a theorectical point of view,
such method (illustrated with a block diagram) may involue less
handware.
The improvement of the delay line performance can be achieved
in two ways- (1) to design for optimum matching among the compon-
ents or devices (which is approached by measuring the overall re-
turn loss of the delay line), or (ii) to design equalizers for a
smooth video spectrum envelope. The model of analog-switch-controlled
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delay line of 2ps total delay had a ripple figure of 1.35dB up to
6MHz and the typical value of an 6.k}zs delay line is estimated at
about 1+dB which is acceptable for the project purpose. Practically
speaking, the flatness of the amplifier response of TV receivers
can have a tolerance-of about+ 10% (or 20dB) [Re f .241. Hence
the intended 6.1+}zs delay line will cause insignificant distortion.
From the experiments of the 2jis delay line model, it revealed that
significant ripple occurred at high frequencies above kMHz. In
practice major picture information is covered within the kMHz, hence
the resolution of picture quality even for the 6.kps' line is still
good. Definitely there is a limit for a delay-line of.too long
delay in picture performance. Under such circumstance, because
ripple is so unevenly distributed in the envelope, equalizers for
the line is always impractical to design. However there must be
a compromise between picture quality and echo annoyance. In the
worst case of picture quality high frequency loss and phase dis-
tortion of low frequencies are the main causes of concern because
the high frequency loss which correspond to the smallest picture
elements cause gradual trailing-off in picture clarity, and low
frequencies phase distortion produces smearing in the reproduced
image.
The evaluation of the coustructed model of the digitally-con-
trolled programmable delay line showed that it was capable of
giving satisfactory performance. Even though this thesis only
concerns the study of single-echo suppression, the delay line can
also be used for multiple-echo suppression as soon as the basic
principle of single-echo suppression be justified. In the multi-
ple-echo case, individual echo be suppressed separately before the
parallel outputs from a plurality of loops are added.
The implementation of. the 6.4us delay line must be noted in
the three aspects, namely: (1) circuit stability (2) circuit
accuracy and (3) modular construction. The detailed descriptions
78are mentioned as follows:
(1) Circuit stability- Because the high gain, wideband amplifier
is used, some precautions (as listed in the design of the
buffer amplifier) must be taken to avoid circuit oscillation
by effective decoupling and cross-talk of signal paths, and
to provide shielding for the reeds (if used).
(2) Circuit accuracy- It depends'on the precision of the attenuator
(attenuation and impedance), amplified gain and switch loading.
The precision value of the resistors used in the experimental
model of 21as delay was about 0.2% and the performance was sat-
isfactory. In general, the circuit accuracy can be affected
by temperature variation. In particular, the ON resistance of
the analog switch is temperature sensitive with a gradient of
about 1i per 8°C (to the 30SION resistance). It is suggested
that the analog switch version should be provided with some
means of temperature control. Obviously the circuit accuracy
.is essential to the optimal match of the delay modules other-
wise the delay line performance would be affected by the acc-
uracy degradation.
(3) Modular construction- The 6.4}is delay line is composed of six
sections and each section can be considered as an independent
functional unit. Hence although the space occupied by the de-
lay modules (up to 6.4ps) is considerable large,, the whole
circuit can be partitioned into two or three stacks of sections.
But each stack should be terminated in an additional output
stage for the connection with the succeeding stack, and the
stacks are to be linked up with 75D-,coaxial cable of short
length (because the impedances of the input and output of the
line were made equal to- 75.E).'
The survey of delay elements done at the beginning of the pro-
ject pointed out that as the present state of art was concerned,
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bucket-brigade delay device was unable to build a 6.4}js delay line
for video signal (DC-6MHz) because of the charge-transfer ineffic-
iency, charge leakage and the limitations on the time-delay-band-
width product of the'active device. Butler, Barron and Puckette
[flef.lk, 16] had investigated. the maximum bandwidth characteristics
of JFET/MESFET, MOSFET and bipolar bucket-brigade delay lines.
Some of the experimental evidences were in favour of the JFET bri-
gade. If the advancement of the future solid-state technologies.
can improve the charge transfer efficiency in the devices (JFET/
MESFET and the like) to such an extent that the Nyguist band-
width can be'approached even at much higher clock frequency, then
the bucket-brigade will become an atternative to replace the line
that has been examined in this thesis. If such line may come into
being, the obvious advantage is that the delay device and the
pheripheral circuits e.g. input, output amplifiers, switch control
logic unit etc. can be integrated on a single chip, giving a min-
iature dimension. In addition, since bucket-brigade operates with
clock frequency, the whole echo suppression system can be conven-
iently achieved by digital method.
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APPENDIX A
Specifications of reed GB831A-1+ (with diode):
Dual-in line reed relay
Contact- Rhodium plated
Coil resistance 500 ohms
Logic driver 10mA
Nominal VDC 5V
ON contact resistance 0.15 ohms
10 Watts DC
Maximum switch rating 0.25 Amperes
100 Volts
Module. capacitance-
Across open contacts 0.6 pF
Open contacts to coil 0.72 pF
Closed contacts to coil 3.0 pF
APPENDIX B
Characteristics of Siliconix analog switches
DG187AA- one channel high-speed driver with SPDT JFET switches.
DG200AA- CMOS-SPST switch.
Characteristics of DG187AA:
(1) Constant ON-resistance with signals to+ 7.5V.
(2) 30 ON-resistance at 250C.
(3) Cross-talk and open switch isolation 50dB at 10MHz (100.12 load).
(4) ton' toff 150ns, Break-before-make action.
(5) .1 nA leakage from signal channel in both ON and OFF states.
(6) TTL direct drive compatibility.
(7) Slingle-pole, double-throw switches.
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APPENDIX C
Effect of incorrect load impedance on attenuator operation
The effect on the input impedance and the attenuation by the
use of a load impedance different from that for which the network
was designed is discussed below:-
Assume that the resistive impedances Z1 and Z2 are the present
matching terminal impedances of the network,
Z1= input impedance of properly terminated network
Z2= load impedance that properly terminates the network
N= power ratio from input to output
K= current ratio from input to output
Hence K
Let
= actual load impedance
= resulting input impedance
= resulting current ratio
wniie Z1, Z2 and K are real quantities, Z2 is not necessary so.
i.e.






For bridged-T attenuator, Z1= ZO= R, the resulting input
impedance becomes
where Rout is the deviation of load impedance. As it is
observed that the ON resistance deviation of JFET DG187AA and
DG 190AP analog switches is guite small, as the temperature




Matthey video delay modules
Matthey company offers a variety of video delay modules covering.
10MHz range of different delay time, i.e. 50ns, 100ns, 200ns, 400ns,
500ns and 1000ns.
In oder to produce a programmable delay of b.+is in the steps
of 0.1 ps, 0..2is, O. kus, 0.831s, 1.6ps and 3.231s, as required in the
project, the delay modules have to be grouped together in some ways.
One possible arrangement is listed in the. following table:
Delay Section Delay Module )Zs





1.6 1 1 I
I3.2 3
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